Part Number Hot Search : 
MSCD100 F0810 AD104 CD4040BC GL3210 D0305 87833 AV0932C
Product Description
Full Text Search
 

To Download ICX414AQ Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 ICX414AQ
Diagonal 8mm (Type 1/2) Progressive Scan CCD Image Sensor with Square Pixel for Color Cameras
Description The ICX414AQ is a diagonal 8mm (Type 1/2) interline CCD solid-state image sensor with a square pixel array suitable for VGA format. Progressive scan allows all pixel's signals to be output independently within approximately 1/60 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters. Further, high sensitivity and low dark current are achieved through the adoption of HAD (HoleAccumulation Diode) sensors. This chip is suitable for applications such as FA and surveillance cameras. Features * Progressive scan allows individual readout of the image signals from all pixels. * High sensitivity * Low smear * High vertical resolution still images without a mechanical shutter * Square pixel * Supports VGA format * Horizontal drive frequency: 24.54MHz * R, G, B primary color mosaic filters on chip * No voltage adjustments (reset gate and substrate bias are not adjusted.) * High resolution, low dark current, high color reproductivity * Continuous variable-speed shutter * Excellent anti-blooming characteristics 22 pin DIP (Cer-DIP)
Pin 1 2
V
8 2 Pin 12 H 31
Optical black position (Top View)
Device Structure * Interline CCD image sensor * Image size: Diagonal 8mm (Type 1/2) * Number of effective pixels: 659 (H) x 494 (V) approx. 330K pixels * Total number of pixels: 692 (H) x 504 (V) approx. 350K pixels * Chip size: 7.48mm (H) x 6.15mm (V) * Unit cell size: 9.9m (H) x 9.9m (V) * Optical black: Horizontal (H) direction: Front 2 pixels, rear 31 pixels Vertical (V) direction: Front 8 pixels, rear 2 pixels * Number of dummy bits: Horizontal 16 Vertical 5 * Substrate material: Silicon
Wfine CCD is trademark of Sony corporation. Represents a CCD adopting progressive scan, primary color filter and square pixel. Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
-1-
E02403C3Z
ICX414AQ
USE RESTRICTION NOTICE (December 1, 2003 ver.) This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products. Use Restrictions * The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time. * You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment. * Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book. Design for Safety * Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure. Export Control * If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations. No License Implied * The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement. Governing Law * This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance. Other Applicable Terms and Conditions * The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.
-2-
ICX414AQ
Block Diagram and Pin Configuration (Top View)
VOUT GND CGG V1 V2 V3 NC NC NC NC NC
11
10
9
8
7
6
5
4
3
2
1
R
Vertical register
G B G B G B G
R G R G R G R
G B G B G B G Note)
G R G R G R
Horizontal register Note) 12
VDD
: Photo sensor
13
RG
14
VL
15
SUB
16
H1
17
H2
18
NC
19
NC
20
CSUB
21
SUBCIR
22
NC
Pin Description Pin No. Symbol 1 2 3 4 5 6 7 8 9 10 11 NC NC V3 V2 V1 NC GND NC VOUT CGG NC Signal output Output amplifier gate1 GND Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock Description Pin No. Symbol 12 13 14 15 16 17 18 19 20 21 22 VDD RG VL SUB H1 H2 NC NC CSUB SUBCIR NC Substrate bias2 Supply voltage for the substrate voltage generation Description Supply voltage Reset gate clock Protective transistor bias Substrate clock Horizontal register transfer clock Horizontal register transfer clock
1 DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1F or more. 2 DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 0.1F or more.
-3-
ICX414AQ
Absolute Maximum Ratings Item Substrate clock SUB - GND Supply voltage Clock input voltage VDD, VOUT, CGG, SUBCIR - GND VDD, VOUT, CGG, SUBCIR - SUB V1, V2, V3 - GND V1, V2, V3 - SUB Ratings -0.3 to +55 -0.3 to +18 -55 to +10 -15 to +20 to +10 to +15 to +17 -16 to +16 -10 to +15 -55 to +10 -65 to +0.3 -0.3 to +27.5 -0.3 to +22.5 -0.3 to +17.5 -30 to +80 -10 to +60 -10 to +75 Unit V V V V V V V V V V V V V V C C C 1 Remarks
Voltage difference between vertical clock input pins Voltage difference between horizongal clock input pins H1, H2 - V3 H1, H2 - GND H1, H2 - SUB VL - SUB V2, V3 - VL RG - GND V1, H1, H2, GND - VL Storage temperature Performance guarantee temperature Operating temperature 1 +27V (Max.) when clock width < 10s, clock duty factor < 0.1%. +16V (Max.) is guaranteed for power-on and power-off.
-4-
ICX414AQ
Bias Conditions Item Supply voltage Protective transistor bias Substrate clock Reset gate clock Symbol VDD VL SUB RG Min. 14.55 Typ. 15.0 1 2 3 Max. 15.45 Unit V Remarks
1 VL setting is the VVL voltage of the vertical transfer clock waveform, or the same voltage as the VL power supply for the V driver should be used. 2 Indications of substrate voltage setting value Set SUBCIR pin to open when applying a DC bias the substrate clock pin. Adjust the substrate voltage because the setting value of the substrate voltage is indicated on the back of image sensor by a special code when applying a DC bias the substrate clock pin. VSUB code - two characters indication Integer portion Decimal portion
The integer portion of the code and the actual value correspond to each other as follows. Integer portion of code Value A 5 C 6 d 7 E 8 f 9 G 10 h 11 J 12
[Example] "A5" VSUB = 5.5V 3 Do not apply a DC bias to the reset gate clock pins, because a DC bias is generated within the CCD. DC Characteristics Item Supply current Symbol IDD Min. 4.0 Typ. 7.0 Max. 9.0 Unit mA Remarks
-5-
ICX414AQ
Clock Voltage Conditions Item Readout clock voltage VVT VVH02 VVH1, VVH2, VVH3 VVL1, VVL2, VVL3 VVL1, VVL2, VVL3 Vertical transfer clock voltage V1, V2, V3 | VVL1 - VVL3 | VVHH VVHL VVLH VVLL VH Horizontal transfer clock voltage VHL VCR VRG Reset gate clock voltage VRGLH - VRGLL VRGL - VRGLm Substrate clock voltage VSUB 21.5 22.5 4.75 -0.05 0.8 4.5 5.0 0 2.5 5.0 5.5 0.8 0.5 23.5 Symbol Min. 14.55 -0.05 -0.2 -7.8 -8.0 6.8 Typ. 15.0 0 0 -7.5 -7.5 7.5 Max. Unit 15.45 0.05 0.05 -7.2 -7.0 8.05 0.1 0.5 0.5 0.5 0.5 5.25 0.05 V V V V V V V V V V V V V V V V V V Waveform Diagram 1 2 2 2 2 2 2 2 2 2 2 3 3 3 4 4 4 5 Low-level coupling Low-level coupling Cross-point voltage High-level coupling High-level coupling Low-level coupling Low-level coupling VVL = (VVL1 + VVL3)/2 (During 24.54MHz) VVL = (VVL1 + VVL3)/2 (During 12.27MHz) VVH = VVH02 Remarks
-6-
ICX414AQ
Clock Equivalent Circuit Constants Item Symbol CV1 Capacitance between vertical transfer clock and GND CV2 CV3 CV12 Capacitance between vertical transfer clocks CV23 CV31 Capacitance between horizontal transfer clock and GND CH1, CH2 Capacitance between horizontal transfer clocks Capacitance between reset gate clock and GND Capacitance between substrate clock and GND Vertical transfer clock series resistor Vertical transfer clock ground resistor Horizontal transfer clock series resistor Reset gate clock series resistor CHH CRG CSUB R1, R2 R3 RGND RH1, RH2 RRG Min. Typ. 3900 3300 3300 2200 2200 1800 47 30 6 390 27 22 100 16 39 Max. Unit pF pF pF pF pF pF pF pF pF pF Remarks
V1
R1
CV12 CV1 RGND CV31 CV3 CV23 CV2
R2
V2
RH1 H1 CHH CH1 CH2
RH2 H2
R3 V3
Vertical transfer clock equivalent circuit
Horizontal transfer clock equivalent circuit
RRG
CRG
Reset gate clock equivalent circuit -7-
ICX414AQ
Drive Clock Waveform Conditions (1) Readout clock waveform
VT
100% 90%
M VVT 10% 0% tr twh tf 0V M 2
Note) Readout clock is used by composing vertical transfer clocks V2 and V3.
(2) Vertical transfer clock waveform
V1
VVHL VVH1 VVHH VVH
VVLH VVL01 VVL1 VVLL VVL
V2
VVH02
VVHH VVHL
VVH2
VVH
VVLH VVL2 VVLL VVL
V3
VVHL
VVH3
VVHH
VVH
VVL03 VVLL
VVLH
VVL
VVH = VVH02 VVL = (VVL01 + VVL03)/2 VVL3 = VVL03
-8-
VV1 = VVH1 - VVL01 VV2 = VVH02 - VVL2 VV3 = VVH3 - VVL03
ICX414AQ
(3) Horizontal transfer clock waveform
H1, H2
H2 90% VCR VH twl VH 2 10% H1 two VHL tr twh tf
Cross-point voltage for the H1 rising side of the horizontal transfer clocks H1 and H2 waveforms is VCR. The overlap period for twh and twl of horizontal transfer clocks H1 and H2 is two. (4) Reset gate clock waveform
RG
tr twh tf
VRGH RG waveform twl VRG Point A VRGLH VRGLL VRGLm VRGL
VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL. VRGL = (VRGLH + VRGLL)/2 Assuming VRGH is the minimum value during the interval twh, then: VRG = VRGH - VRGL Negative overshoot level during the falling edge of RG is VRGLm. (5) Substrate clock waveform
SUB
100% 90%
M VSUB 10% VSUB 0% (A bias generated within the CCD) M 2 tf
tr
twh
-9-
ICX414AQ
Clock Switching Characteristics (Horizontal drive frequency: 24.54MHz) twh Item Readout clock Vertical transfer clock Horizontal transfer clock Symbol VT V1, V2, V3 H1 H2 10.5 14.6 10.5 14.6 6 8 10.5 14.6 10.5 14.6 25.8 6.4 10.5 6.4 10.5 4 0.5 twl tr tf Unit s 250 6.4 10.5 6.4 10.5 3 0.5 ns ns ns s When draining charge Remarks During readout When using CXD3400N tf tr - 2ns
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. 2.3 2.5 0.5 15 0.5
Reset gate clock RG Substrate clock SUB
0.75 0.9
Item Horizontal transfer clock
Symbol H1, H2
two Min. Typ. Max. 10.5 14.6
Unit ns
Remarks 1
Clock Switching Characteristics (Horizontal drive frequency: 12.27MHz) twh Item Readout clock Vertical transfer clock Horizontal transfer clock Symbol VT V1, V2, V3 H1 H2 24 30 25 31.5 25 30 62.5 10 17.5 10 3 0.5 15 26.5 31.5 11 13 twl tr tf Unit s 350 10 17.5 10 3 0.5 15 ns ns ns s When draining charge Remarks During readout When using CXD3400N tf tr - 2ns
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. 4.6 5.0 0.5 15 0.5
Reset gate clock RG Substrate clock SUB
1.5 1.8
Item Horizontal transfer clock
Symbol H1, H2
two Min. Typ. Max. 21.5 25.5
Unit ns
Remarks 1
1 The overlap period of twh and twl of horizontal transfer clocks H1 and H2 is two.
- 10 -
ICX414AQ
Image Sensor Characteristics Item G Sensitivity Sensitivity comparison Saturation signal Smear Uniformity between video signal channels Dark signal Dark signal shading Lag Symbol Min. Sg Rr Rb Vsat Sm Srg Sbg Vdt Vdt Lag 670 0.4 0.3 500 -100 -92 25 8 8 2 1 0.5 Typ. Max. Unit 840 1100 mV 0.55 0.45 0.7 0.6 mV dB % % % mV mV % Measurement method 1 1 1 2 3 4 5 5 6 7 8 Ta = 60C Ta = 60C Zone 0 Ta = 60C Remarks
(Ta = 25C)
1/30s accumulation conversion value
Video signal shading SHg
Note) All image sensor characteristic data noted above is for operation in 1/60s progressive scan mode.
Zone Definition of Video Signal Shading
659 (H) 4 5 4
494 (V)
2 Zone 0 Ignored region Effective pixel region
Measurement System
CCD signal output [A]
Gr/Gb CCD C.D.S AMP S/H R/B S/H R/B channel signal output [C] Gr/Gb channel signal output [B]
Note) Adjust the amplifier gain so that the gain between [A] and [B], and between [A] and [C] equals 1. - 11 -
ICX414AQ
Image Sensor Characteristics Measurement Method Measurement conditions (1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions. (2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channel signal output of the measurement system. (2) In the following measurements, this image sensor is operated in 1/60s all pixels progressive scan mode.
Color coding of this image sensor & Readout
Gb R Gb R
B Gr B Gr
Gb R Gb R
B Gr B Gr
The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.
Horizontal register Color Coding Diagram All pixels' signals are output successively in a 1/60s period. R signal and Gr signal lines and Gb signal and B signal lines are output sequentially.
- 12 -
ICX414AQ
Image sensor readout mode The diagram below shows the output methods for the following two readout modes.
(1) Progressive scan mode
R G R G R VOUT
G B G B G
1. Progressive scan mode In this mode, all pixel signals are output in non-interlace format in 1/60s. All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.
(2) Center scan mode
Undesired portions (Swept by vertical register high-speed transfer)
Picture center cut-out portion
2. Center scan mode This is the center scan mode using the progressive scan method. The undesired portions are swept by vertical register high-speed transfer, and the picture center portion is cut out. There are the mode (120 frames/s) which outputs 222 lines of an output line portion, and the mode (240 frames/s) which outputs 76 lines.
- 13 -
ICX414AQ
Definition of standard imaging conditions (1) Standard imaging condition I: Use a pattern box (luminance: 706cd/m2, color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity. (2) Standard imaging condition II: Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm. 1. G Sensitivity, sensitivity comparison Set to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (VGR, VGb, VR and VB) at the center of each Gr, Gb, R and B channel screen, and substitute the values into the following formulas. VG = (VGr + VGb)/2 Sg = VG x 100 [mV] 30 Rr = VR/VG Rb = VB/VG 2. Saturation signal Set to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs. 3. Smear Set to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (Gra, Gba, Ra, Ba), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula. Sm = 20 x log Vsm /
(
Gra + Gba + Ra + Ba 1 1 x 500 x 4 10
)
[dB] (1/10V method conversion value)
- 14 -
ICX414AQ
4. Video signal shading Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum value (Grmax [mV]) and minimum value (Grmin [mV]) of the Gr signal output and substitute the values into the following formula. SHg = (Grmax - Grmin)/150 x 100 [%] 5. Unifoemity between video signal channels After measuring 4, measure the maximum (Rmax [mV]) and minimum (Rmin [mV]) values of R signal, and the maximum (Bmax [mV]) and minimum (Bmin [mV]) values of B signal. Substitute the values into the following formula. Srg = (Rmax - Rmin )/150 x 100 [%] Sbg = (Bmax - Bmin )/150 x 100 [%] 6. Dark signal Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of 60C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference. 7. Dark signal shading After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula. Vdt = Vdmax - Vdmin [mV] 8. Lag Adjust the Gr signal output value generated by the strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula. Lag = (Vlag/150) x 100 [%]
VD
V2
Light Strobe light timing
Gr signal output 150mV Output
Vlag(lag)
- 15 -
Drive Circuit
15V 100k
0.1 -7.5V 1/35V 20 19 18 17 1
NC NC NC NC V3 V2 V1 GND VOUT CGG
0.1
3.3V 1/10V
1
XSUB
2
XV3 2 3 4 5 6 7 8 9 10 11
NC
3
2SC4250 0.1 0.1 ICX414 (BOTTOM VIEW) 3.3/20V
H1 SUB VL RG VDD
4 16 15 14 13 12
NC NC NC SUBCIR CSUB H2
XSG3
5
CCD OUT 4.7k
- 16 -
11 0.1 2200p 0.1
XV2
6
CXD3400N
7
XSG2
8
9
XV1
10
0.01
22 21 20 19 18 17 16 15 14 13 12
H2
3.3/16V
1M
H1
RG
ICX414AQ
ICX414AQ
Spectral Sensitivity Characteristics (Excludes lens characteristics and light source characteristics)
1.0 G R 0.8 B
Relative Response
0.6
0.4
0.2
0 400
450
500
550 Wave Length [nm]
600
650
700
- 17 -
Drive Timing Chart (Vertical Sync)
Progressive Scan Mode
VD
"a"
7 508 510 525 1 7
1 2 3 4 5 6 7 8
HD
510
V1
V2
V3
525 1
1 2 3 4 5 6 7 8 1 2 3
OUT
494 1 2
494 1 2
- 18 -
ICX414AQ
Drive Timing Chart (Vertical Sync "a" Enlarged)
Progressive Scan Mode/Center Scand Mode
"a" Enlarged
H1
V1 520 582
V2
V3
- 19 -
62 50
12 12 12 12 12 12
12 12 12 12 12 12
ICX414AQ
Drive Timing Chart (Horizontal Sync)
Progressive Scan Mode
CLK
35 1 123 125 16
H2
SHP
SHD
- 20 -
1 36 1 1 12 1 36 1 1 24 1 1 37 1
V1
36
V2
24
V3
36 1
12
SUB
23 1
12
RG
1 72 107
H1
1
780 1
ICX414AQ
Drive Timing Chart (Vertical Sync)
Center Scan Mode 1
VD
"d"
20 21 24 245 246
"a" "b" "c"
"d"
"a"
"b"
261 262 1 2 3 4 5 6 7 8
1
HD
245 246
V1
V2
V3
356 357
136 137
356 357
OUT
1
261 262 1 2 3 4 5 6 7 8
- 21 -
ICX414AQ
Drive Timing Chart (Horizontal Sync)
Center Scan Mode 1 (Frame Shift) ("b")
10920 bits = 14H
35
H1
H2
- 22 -
V1
V2
V3
12 12 12 12 12 12
107
12 12 12 12 12 12
#1
#142
ICX414AQ
Drive Timing Chart (Horizontal Sync)
Center Scan Mode 1 (High-speed Sweep) ("d")
12480 bits = 16H
35
H1
H2
- 23 -
V1
V2
V3
12 12 12 12 12 12
107
12 12 12 12 12 12
#1
#167
ICX414AQ
Drive Timing Chart (Vertical Sync)
Center Scan Mode 2
VD
"d"
26 27 30 105 106
"a" "b" "c"
"d"
"a"
"b"
129 130 131 1 2 3 4 5 6 7 8
1
HD
105 106
V1
V2
V3
283 284
209 210
283 284
OUT
1
129 130 131 1 2 3 4 5 6 7 8
- 24 -
ICX414AQ
Drive Timing Chart (Horizontal Sync)
Center Scan Mode 2 (Frame Shift) ("b")
15600 bits = 20H
35
H1
H2
- 25 -
V1
V2
V3
12 12 12 12 12 12
107
12 12 12 12 12 12
#1
#215
ICX414AQ
Drive Timing Chart (Horizontal Sync)
Center Scan Mode 2 (High-speed Sweep) ("d")
18720 bits = 24H
35
H1
H2
V1
V2
V3
12 12 12 12 12 12
107
- 26 -
12 12 12 12 12 12
#1
#255
ICX414AQ
ICX414AQ
Notes on Handling 1) Static charge prevention CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures. a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes. b) When handling directly use an earth band. c) Install a conductive mat on the floor or working table to prevent the generation of static electricity. d) Ionized air is recommended for discharge when handling CCD image sensor. e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges. 2) Soldering a) Make sure the package temperature does not exceed 80C. b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently. c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground. 3) Dust and dirt protection Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them. a) Perform all assembly operations in a clean room (class 1000 or less). b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.) c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass. d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences. e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape. 4) Installing (attaching) a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)
Upper ceramic 39N 29N 29N 0.9Nm
Lower ceramic
Low melting point glass Shearing strength Tensile strength Torsional stregth
Compressive strength
b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portions. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive. - 27 -
ICX414AQ
c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution. d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package. e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin. f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference) 5) Others a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the poweroff mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company. b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions. c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
- 28 -
Package Outline
Unit: mm
22 pin DIP (600mil)
0 to 9 9.0 12 12 22 A
0.7
22
~
3
C 15.24
15.1 0.3
B
11.55
7.55
V H
18.0 0.4 B' 14.6 0.7 3.26 0.3 3
0.25
2-R0.7
~
3
0.55
1 11 17.6
1
4.0 0.3
0.69 (For the 1st.pin only) 0.46 0.3
M
0.3
1.27
- 29 -
Cer-DIP TIN PLATING 42 ALLOY 2.60g AS-B15-03(E)
1. "A" is the center of the effective image area. 2. The two points "B"of the package are the horizontal reference. The point "B"of the package is the vertical reference. 3 The bottom "C"of the package is the height reference. 4 The center of the effective image area,relative to "B"and "B'"is HV 9.0 7.55 0.15mm 5 The rotation angle of the effective image area relative to H and V is 1 6 The height from bottom "C" to the effective image area is 1.41 0.15mm 7 The tilt of the effective image area relative to the bottom "C" is less than 60m 8 The thickness of the cover glass is 0.75mm,and the refractive index is 1.5. 9 The notches on the bottom must not be used for reference of fixing.
1.27
PACKAGE MATERIAL
LEAD TREATMENT
LEAD MATERIAL
PACKAGE MASS
ICX414AQ
Sony Corporation
DRAWING NUMBER


▲Up To Search▲   

 
Price & Availability of ICX414AQ

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X